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ABSTRACT
As current silicon-based techniques fast approach their practical limits, the
investigation of nanoscale electronics, devices and system architectures be-
comes a central research priority. It is expected that nano-architectures
will confront devices and interconnections with high inherent defect rates,
which motivates the search for new architectural principles.
In this paper, we propose a probabilistic-based design methodology for
designing nano-scale computer architectures based on Markov Random
Fields (MRF). The MRF can express arbitrary logic circuits and logic op-
eration is achieved by maximizing the probability of state conﬁgurations in
the logic network. Maximizing state probability is equivalent to minimizing
a form of energy that depends on neighboring nodes in the network. Once
we develop a library of elementary logic components, we can link them
together to build desired architectures based on the belief propagation al-
gorithm. Belief propagation is a way of organizing the global computation
of marginal belief in terms of smaller local computations. Finally, we will
illustrate the proposed design methodology with some elementary logic ex-
amples.
1. INTRODUCTION
The amazing success of computing over the past forty years is
based in part on advances in the fabrication of CMOS-based inte-
grated circuits, and both engineers and consumers have come to ex-
pect and plan for exponential increases in system performance over
time. However, a number of physic and economic factors threaten
the continued scaling of CMOS devices, which motivating research
intocomputingsystems based on othertechnologiessuch as molec-
ular electronics, biological processes.
Nanoscale devices, whether assembled lithographicallyor chem-
ically, will have a high probability of failure. Therefore, any archi-
tecture built from large numbers of nanoscale devices will neces-
sarily contain a large number of defects, which ﬂuctuate on time
scales comparable to the computation cycle. The challenge for
computer engineers is to develop an architecture that is dynami-
cally defect tolerant. An example of a defect tolerant system is
one based on reconﬁgurable structures. In this case the architec-
ture contains many redundant components and must detect faults
(as well as the location of the faults) and reconﬁgure the system
around these faulty cells. This essentially is the approach used in
the Nano Fabric scheme [4].
Reconﬁguration is attractive in the sense that devices will be
cheap and plentiful so we can always count on having “extra de-
vices lyingaround”availableto re-routeor re-wirethe needed com-
putation correctly, thus providing reliability via redundancy. On
the other hand, reconﬁguring around faults requires some means
of detecting faults, both statically or dynamically, and re-wiring as
needed. If the fault detection logic is on chip, then there needs to
be a means to reliably guarantee that this logic itself is not faulty.
Finally, this approach would not easily cope with rapidly changing
fault conﬁgurations.
The other approach is synthetic neural nets. A single-electron
latching switches have been proposed as nanoscale synapses [3],
which seems a perfect application for hardware implementation of
synthetic neural nets. Those neural network systems achieve high
performance via the adaptive interconnection of simple switching
elements that process information in parallel. Arrays of simple
neural processing elements show features such as association, fault
tolerance and self-organization. However, neural network style ar-
chitectures require training, and it is difﬁcult to analyze or opti-
mize their performance according to engineering principles. It is
not clear how their behavior generalizes to new computational ex-
amples.
Inspired by Von Neumann’s pioneering work [10], we propose
to take an alternative approach to fault tolerance. Von Neumann
asserted that device failure should not cause computing systems to
malfunction if they have been designed from the beginningto toler-
ate faults. He proposed a majorityvotingscheme to overcome logic
errors and a randomizer to scramble a cluster of errors so that they
do not dominate any one logic circuit. Using similar principles, in
this paper we propose a probabilistic approach for nano-scale com-
puting. Our approach adapts to errors as a natural consequence of
probability maximization, thereby removing the need to actually
detect faults.
There are two aspects of fault tolerance that must be considered:
1) tolerance due to structural failure and 2) tolerance due to sig-
nal noise. The ﬁrst error type will result in variation in the clique
energy coefﬁcients of the auto-model. The second type of error
is directly accounted for in the probability maximization process
inherent in MRF processing. In what follows, we illustrate the be-
havior of the model for both types of error. The proposed approach
is presented in section 2. In section 3, we show numerical exam-
ples to demonstrate our design. The paper is ﬁnally concluded in
section 4.
2. OUR PROPOSED APPROACH
2.1 Nano-scale Devices
Although the primary emphasis in this paper is on an abstract
model of computation, the Markov random network, assumptions
about key properties of the model are based on realistic nanodevice
characteristics.
Speciﬁcally, we have selected the Y-Junction carbon nanotube
(Y-CNT) as the basis for our architectural study. The Y-shaped
CNTs are produced by chemical vapor deposition (CVD) growth
in branched nanochannel alumina templates [6] as shown in Fig. 1.
An attractive characteristic of the Y-CNT is the Y junction that acts
as a pair of diodes as shown in Fig. 2. CNTs are p-type semi-
conductors; however, Martel et al. demonstrate that the semicon-(a) (b)
Figure 1: Scanning electron micrography of (a) a Y-shaped car-
bon nanotube array and(b) a Y-shaped carbon nanotube (After
Papadopoulos).
ducting properties of a CNT can be altered to n-type by suitable
annealing [8]. They also demonstrate that an operational CMOS
process is feasible in an integrated device as shown in Fig. 3. The
feasibility of active devices as a natural characteristic of carbon
nanotubes provides a rich source of design possibilities. In addi-
tion, the regular structure of the Y-CNTs allows us to consider var-
ious approaches for connecting devices together, or creating logic
functions through connections.
Figure 2: The band-gap of a CNT varies in a continuous man-
ner with tube diameter, as shown on the lower left. The Y nan-
otube on the left forms a heterojunction at the branch point, as
illustrated by the band structure in the upper right. The I-V
characteristics of the diode is shown on the lower right (After
Li).
2.2 The Markov Random Network
In this paper, we propose a probabilistic-based design method-
ology for designing CNT-based computer architectures based on
Markov Random Fields (MRF). Before proceeding further, we will
brieﬂy introduce the MRF and its properties.
The basis for our architectural approach is the Markov random
network, a network embodiment of the mathematical concept, the
Markov random ﬁeld (MRF) [7]. The Markov random ﬁeld deﬁnes
a set of random variables,
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿. Each variable
￿
￿
can take on various values, e.g. state labels. Associated with each
variable,
￿
￿, is a neighborhood,
￿
￿, which is a set of variables from
￿
￿
￿
￿
￿
￿. Simply put, the probability of a given variable depends
only on a (typically small) neighborhood of other variables. In our
model, the variables represent states of nodes in a network. The
arcs or edges in the network convey the conditional probabilities
with respect to the neighboring nodes.
The deﬁnition of the MRF is as follows:
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The conditional probability of a node state in terms of its neigh-
Figure 3: The structure of the CNT ﬁeld-effect transistor(FET)
is illustrated at the top. A layer of oxide insulates the tube from
the gate. Source and drain electrode connect to each end of
the tube. The resulting FET characteristics are shown at the
bottom (After Martel et al.)
borhood can be formulated in terms of cliques. A neighborhood
and two clique examples are shown in Figure 4. It can be shown,
due to the the Hammersley-Clifford theorem [1], that
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Figure 4: The neighborhood of a network node. The transition
probabilities can be expressed in terms of node cliques.
ThisformfortheprobabilityiscalledtheGibbsdistribution. The
normalizing constant
￿ is called the partition function and insures
that
￿ is in the range
￿
￿
￿
￿
￿. The set
￿ is the set of cliques for a
given node,
￿. The function
￿
￿ is called the clique energy function
and depends only on the nodes in the clique. The constant
￿ is
analogoustotemperatureinaphysicalmodelofenergy states. Note
that the probability of states are uniform at high values of
￿ and
becomes sharply peaked at low values of
￿. This form mimics the
annealing behavior of physical systems.
This Gibbs formulation of the Markov random ﬁeld is an attrac-
tive representation for computation, since the physical interpreta-
tion of the probabilities in terms of energy and temperature is likely
to ﬁnd ready interpretation in the physical device characteristics.
In the next section, we brieﬂy outline a possible mapping of the
Markov network onto CNT nano-devices.
2.3 Mapping MRF to CNTs
Mapping the Markov random network onto CNTs, requires three
essential functional elements: weighted connections, clique energyFigure 5: A realization of weighted summation using CNT devices.
summation, and probability maximization. The weighted connec-
tions can be achieved by using multiple nano-tube paths for the
same functional weighted inputs. The sign of the weight corre-
sponds to a positive or negative voltage applied to the connec-
tions. A signiﬁcant advantage to using this redundant path weight-
ing scheme is that there can be many bad connections, and the cor-
rect states will still have the highest probability.
Our idea for summation is to use the CMOS FET device capa-
bility of CNTs and embed it onto the regular CNT array as shown
in Fig 5. The CNTs that are adjacent to the center tube each act as
a gate and partially control its current. Let us assume that alternate
layers of a 3-D stacked conﬁguration have opposite type semicon-
ductor properties, i.e., ﬁrst n type and then p type. Thus we can
form a CMOS inverter across the adjacent layers. The net current
through each FET will be a result of the summation of the multiple
gate voltages. The output will reﬂect the balance of these currents
and be the inverse of the net input summation.
Achieving the correct state conﬁguration in the network corre-
sponds to propagating state values through the network and updat-
ing each node assignment with a node state having the maximum
probability. The great advantage of the Markov network model is
that this probability is maximum when the total clique energy is a
minimum. This energy minimization can be achieved by a device
ordevice conﬁgurationthatproduces a bi-stableenergy function. A
binaryﬂip-ﬂopcircuitpossesses thisdesiredenergybehaviorwhere
the required asymmetry of state energy is created by the summing
mechanism just described.
Our exploration of the CNT device characteristics has just be-
gun, and it is likely that a more suitable persistent state mechanism
will be found in terms of inherent physical device characteristics.
We note that it is likely that devices will be operated just slightly
above the thermal energy level, which provides a natural probabil-
ity minimization mechanism, through simulated annealing [5].
2.4 Markov Random Field Computation
The previous discussion has suggested an approach to embed-
ding a Markov random network in CNT circuits. In this section we
brieﬂy describe the nature of computation in the MRF framework.
The general algorithm for ﬁnding individual site labels that maxi-
mize the probability of the overall network is called Belief Propa-
gation (BP) [11] and provides an efﬁcient means of solving infer-
ence problems by propagating marginal probabilities through the
network. There are three essential probability functions:
Joint probability:
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The basic idea of belief propagation is that the probability of
state labels at a given node in the network can be determined by
marginalizing (summing) over the joint probabilities for the node
state given just the probabilities for site labels in the Markov neigh-
borhood,
￿
￿ as shown in Fig. 4. (In our design, we can think
about the node as inputs/outputs of nano-scale circuit). We can
classify the nodes in the network into those that have deﬁned label
probabilities, and those whose values must be determined by the
propagation algorithm. The ﬁrst node type would correspond to
a computational input whose value is constrained by the problem
setup. Such nodes are called observable nodes. The other nodes
are called hidden nodes. We refer to marginal probabilities that are
computed approximately as beliefs, and denote the belief at node
￿
by
￿
￿
￿
￿
￿ [11].
In MRF, we can consider the observable nodes
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nodes). We further assume that there is some statistical depen-
dency between
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￿ at each position
￿, which we write as a
joint probability
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the evidence for
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￿ [11]. For us to possibly be able to infer any-
thing about the our nano-scale computer architecture, there has to
be some structure to the
￿
￿. We encode the assumed structure by
saying that variable
￿
￿ should, insofar as possible, be “compatible”
with nearby variable
￿
￿, as represented by a compatibility function
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take the joint probability distribution for the unknown variables
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where
￿ is a normalization constant [11].
This marginalization establishes the label probabilities for the
next propagation step. It can be shown that this propagation algo-
rithm will converge to the maximum probability site label assign-
ment for the entire network, provided there are no loops [11]. This
incremental algorithm has computational complexity on the order
of the number of nodes in the network, with a weighting term pro-
portional to the size of the neighborhood. In the case of loops,
the marginalization must be done combinatorially over a region
of the network that bounds the loops in order to guarantee maxi-
mum probability solutions. That is, one would partition the net-
work into a loop-free network of blocks which internally contain
loops. However it has been demonstrated that the belief propaga-
tion algorithm usually converges to the maximum probability state
even in the presence of loops [11].
We willgive examples of the belief propagationprocess in a later
section.
3. NUMERICAL EXAMPLES
The MRF is a completely general computational framework and
in principle any type of computation could be mapped onto the
model. In order to illustrate the operation of the model, we willuse combinatorial logic as an example. The programming of the
MRF is straightforward in this case, and will permit some analysis
of the fault tolerance of the architecture.
Combinatoriallogiccanbeimplementedusingasimple, yetpow-
erful, form for the clique energy, called the auto-model. For cliques
up to order three, the energy function is given by:
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￿ are called interaction coefﬁcients.
The constant
￿ acts an energy offset. This form for
￿
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￿
￿ has been
usedinmanyMRFapplicationsincludingimage segmentation, tex-
ture classiﬁcation and object recognition [2] [9]. To illustrate our
design methodology, we will now present a half-adder example.
Its range of operation over a distribution of device and connection
faults and signal faults as well will be analyzed.
3.1 Mapping Logic onto MRF
The effect of errors on the coefﬁcients in the clique energy is il-
lustrated using a half-adder example. There are four nodes in the
network: the inputs
￿
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￿, the sum,
￿
￿, and the carrier
￿
￿ of the
gate (Here we don’t consider the carrier from the previous stage.).
The successful operation of the gate is designated by the compati-
bility function,
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￿ as shown in Figure 6.
Figure 6: The logiccompatibilityfunctionforahalf-addergate.
In order to relate the logic compatibility function to a Gibbs en-
ergy form it is necessary to use the axioms of the Boolean ring.
The Boolean ring expresses the rules of symbolic Boolean logic in
terms of algebraic manipulations as follows:
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The logic variables are treated as real value algebraic quantities and
logic operations are transformed into arithmetic operations. Addi-
tionally,itisdesiredthatvalidinput/outputstates shouldhavelower
clique energies than invalid states. Thus, the clique energy ex-
pression is obtained by the negative sum over minterms from valid
states,
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￿, and the minterms are transformed using the Boolean
ring rules. Note that this form exploits the simpliﬁcation that cross-
products of minterms vanish. The Boolean ring conversion for the
minterm
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For instance, let us take the exclusive-or portion of a half-adder
for summation calculation to illustrate logic mapping onto MRF.
By summing over the valid states,
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as shown in Fig. 6, we can compute the clique energy as following:
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3.1.1 Structural Errors
Nanoscale devices, whetherassembled lithographicallyor chem-
ically, will have a high probability of failure. Therefore, any archi-
tecture built from large numbers of nanoscale devices will neces-
sarily contain a large number of defects or structural errors, which
ﬂuctuate on time scales comparable to the computation cycle. If we
take the structural errors into our design consideration, the clique
energy in Eqn.4 can be rewritten as:
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where
￿ is a constant, and the nominal weight values for the coef-
ﬁcients are:
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￿, as derived
above for the error free case.
Inthemodiﬁedequationabove, theenergycoefﬁcientshavebeen
replaced by variables to indicate that their values can deviate from
the ideal setting due to failures. The variables
 
￿
!
￿
"stand for the
ﬁrst-order clique energy coefﬁcients, and
#
￿
$
￿
% are second coef-
ﬁcients. The third order coefﬁcient,
&, constrains the values of all
the lower order coefﬁcients as will be shown shortly. In the nano-
architecture being described here, the coefﬁcient values are deter-
mined by a set of gate connections, so coefﬁcient error is caused by
connection failure.
valid state energy relation to invalid states
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Table 1: The inequalities that must hold among the energy co-
efﬁcients for successful gate operation.For successful operation of the logic, it is necessary that the en-
ergy of correct logic state conﬁgurations always be less than invalid
state conﬁgurations.
LEMMA 1. For combination logic, the energy of correct logic
state is always less than that of invalid state by a constant.
Proof: For example, in simple exclusive-or design shown in Fig. 6,
the clique energy is
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By substituting the invalid and valid states into this energy equa-
tion, we get that the energy for valid states is always ‘-1’ while that
of invalid states is always ‘0’. The energy difference is a constant
(in this case, it is one).
The reason is embedded in our clique energy deﬁnition:
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For a valid state of any logic, the summation of valid states (
￿
￿)
is always one. Or, clique energy
￿ is always
￿
￿
￿
￿. On the
other hand, for any invalid state, the summation of valid states is
always zero or
￿
￿
￿. Therefore, the energy of correct logic state
is always less than invalid state by a constant.
￿
For our example, the set of inequalities that must hold is given
in Table 1. Here we relate a valid state to all possible invalid states.
For example, for valid state
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ the clique energy
in Eqn.5 must evaluate to a lower energy state than all possible in-
valid state. These relations are given in the
￿
￿ inequalities listed
in Table 1. These inequalities can be solved using the proposed
algorithm similar to Gaussian elimination where a variable that ap-
pears with opposite signs in two equations can be eliminated. Ap-
plying this procedure to the inequalities in Table 1 the following
constraints on the clique coefﬁcients are obtained:
2G
￿D2 F
￿C2 E
￿A2 D
￿B
2G
￿F2 F
￿B2 E
￿C2 D
￿A
2G
￿E
The constraints should be viewed as being driven by coefﬁcient
& whichcan takeon anypositivevalue. A selected value for
&
￿
￿
then determines bounds on coefﬁcients,
#
￿
$
￿
% in terms of (
￿
&
￿
#
￿
￿
&
￿
%
￿
￿
&
￿
$). They in turn bound
 
￿
!
￿
". The bounds
are linear, and so the constraints form a polytope in the space of
energy coefﬁcients. This concept is illustrated in Figure 7 where a
projection onto the
#
￿
 
￿
! subspace is depicted. In general, the
polytope will be a cone whose cross-section increases linearly with
the highest order clique coefﬁcient. The nominal values for the
Figure 7: The constraints on the clique coefﬁcients form a cone
in the space of coefﬁcient values for
￿
#
￿
! and
￿
#
￿
 . The
red line indicates the nominal coefﬁcient values.
coefﬁcients of Figure 7 are
 
￿
￿
#
￿ and
!
￿
￿
#
￿.
3.1.2 Carrier Computation in Half-adder
The clique energy for summation in a half-adder design is the
same as the exclusive-or case in Eqn.4, while the clique energy for
carrier is as following:
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The reason why we want to separately compute the clique energy
for summation and carrier is that the summation (
￿
￿) and carrier
(
￿
￿) are independent outputs. Their results only depend on inputs
￿
￿ and
￿
￿. Based on such a design, we can drastically reduce the
computational complexity of mixing both
￿
￿ and
￿
￿ into clique
energy computation as following:
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If we take the device error into consideration in our design, the
clique energy for the summation portion is the same as in Eqn.5
while the clique energy for the carrier portion is as following:
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Here we assume the same error coefﬁcient D for connection
￿
￿
￿
￿.
By combining constraints on the clique coefﬁcients for both sum-
mation and carrier cases, we can obtain the following results:
2I
￿D2 G
￿D2 F
￿C2 E
￿A2 D
￿B
2I
￿H2 G
￿F2 F
￿B2 E
￿C2 D
￿A
2G
￿E
For the physical realization in terms of CNTs, we expect that
the errors in coefﬁcients (i.e.
 
￿
!
￿
"
￿
￿
￿) will be proportional to
their values (i.e.
￿
￿
￿
￿
￿
￿
￿
￿
￿). This follows if we assume a ﬁxed
probability of connection failure since the coefﬁcient value is made
up by a set of redundant gate taps as shown in Fig. 5. For example,
a coefﬁcient value of 1.0, might be determined by
￿ gate paths, a
value of 4.0 by
￿
￿ paths, etc.
Given a ﬁxed error rate,
￿, in the connections leads to a coef-
ﬁcient error proportional to its value, e.g,
#
￿
￿
#
￿
￿
’ , where
’
￿
￿
#
￿. The inequality relating
￿
#
￿
  requires that,
￿
#
￿
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￿
￿
￿
￿
#
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￿ or
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￿
when the worst case condition is used. Thus,
￿ can be as large as
1/3 without causing a failure of the inequality. The constraint on
the
# coefﬁcient also permits
￿
(
￿
)
￿. Similar conditions arise
from consideringthe remainingconstraints. Thus for thehalf-adder
circuit, up to one thirdof the connections can be bad and the correct
logic state will still be achieved.
From this example, we observe that complex logic can be de-
composed into simple designs by exploiting properties embedded
in a circuit. In general, the highest order clique coefﬁcient can be
increased until the lowest order coefﬁcient has sufﬁcient connec-
tion redundancy to be guaranteed to attain the average error rate.
This policy guards against catastrophic failure, where a few bad
connections affect a large percentage of the coefﬁcient values. The
conical structure of the constraint surface insures that this strategy
is always possible.3.2 Failure Analysis
It should be noted that the failure tolerance depends on the par-
ticular clique energy function and follows from the form of the in-
equalities that arise from correct logic operation. From the simplest
inverter logic, its clique energy for general design is:
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By solving the
￿ inequality conditions, we can get the constraint
conditions as
￿
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￿
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!. The bounding polytope is similar
to that in Fig. 7 and its nominal value set
￿
"
￿
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￿
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providesthe optimal solutionthat can tolerant maximum faults. Let
us prove our claim. We can express the
￿ inequalities all together
in the following matrix format:
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or, simply expressed as
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￿. To ﬁnd the optimal solution for
fault tolerance is equivalent to ﬁnd
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will become zero.
The optimal solution of an inverter is its nominal value (
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which has the equal distances to the boundary condition reﬂected
attherighthandsideofEqn.10, whichwecan alsoenvisioninFig7.
In addition, we can get the worst case
,
￿
￿. For instance, we can
replace
 
￿
￿ by
 
￿
￿
 
￿
￿
￿
,
￿
￿
￿, and one of the inequalities
in Eqn.9 equals to zero. In our nano-scale computation, we should
make our design near the nominal value that provides maximum
fault tolerance.
In general, the constraint condition can be expressed as
￿
￿
￿
￿
￿
￿, where
￿
￿ is an
*
￿
￿ matrix depending on the valid and invalid
states in a logic (in an inverter design,
￿
￿ is a
￿
￿
￿ matrix).
￿
￿ is
an
￿
￿
￿ column vector determined by the number of terms in the
clique energy expression (in the inverter design,
￿
￿ is a
￿
￿
￿ column
vector).
In our design, the clique energy of valid states is always less than
that of invalid states. For its nominal vector (here it is a column
vector with all elements that equal to
￿), the difference between
the different energies is constant (refer to Lemma 1). Or, we can
express the relation as following:
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Here
￿ is a constant number. Let us keep all coefﬁcients except for
the
￿
￿ in column vector
￿
￿ unchanged (
￿ can be any value). Now,
the
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￿
￿ row in the inequalities
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￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ (12)
From Eqn.11, we know,
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By combining Eqn.12 and Eqn.13, we can get
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here
￿
￿
￿ can be either a positive or negative number depending on
the clique energy expression of a logic.
￿ If
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￿, any positive
￿
￿ (
￿
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￿) satisﬁes the inequality
equation (14).
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3.3 Errors in Signal
There are two aspects of fault tolerance that must be considered:
1) tolerance due to structural failure and 2) tolerance due to signal
noise. In this section, we will discuss the second type of error that
is directly accounted for in the probability maximization process
inherent in MRF processing. In addition, we will give examples of
the belief propagation process.
3.3.1 Discrete Errors in Signal
The use of a probabilistic approach to logic has the advantage
that the process is inherently fault tolerant to errors in the value
of logic state variables. The behavior of a simple inverter circuit
will be used to illustrate this aspect of the Markov random network
approach.
In order to consider the error behavior of more complex circuits,
it is necessary to describe the processing of logic signals through
the Markov random network. This process is carried out by the
chaining of conditional probabilities by Belief Propagation [11].
As explained in Section 2.4, the probability of logic variables can
be determined by summing (marginalizing) over the set of possible
values ofcliqueneighborhoodstates exceptforthevariableinques-
tion. What remains is the probability for the single variable. This
probability can be propagated to the next node in the network and
used for the next summation. An example of this basic algorithm
will be shown in Eqn.17.
The Gibbs distribution for an inverter is given by:
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The partition function
￿ normalizes the expression as required for
a probability. Suppose the input,
￿
￿, takes on values from
￿
￿
￿
￿
￿.
The dependence on the input
￿
￿ can be marginalized away by sum-
ming over its possible values,i.e,
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￿ (17)This function is plotted in Figure 8 (a) for various values of
￿.
Both 0 and 1 are equally likely, but note that the most likely outputs
are 0 or 1 with the likelihood of any intermediate values becoming
vanishingly small as
￿
￿
￿. This behavior is characteristic of
Markovrandom network processing. As long as the energy balance
is favorable to the correct logic state, decreasing temperature will
lock in the valid conﬁgurations.
(a) (b)
Figure 8: (a) The probability of an inverter output as a function
of
￿. (b) the input is one, with probability 0.7.
In actual operation of a logic circuit, the input states would not
be equally likely but would have higher probability of being in a
given state, as required by deterministic behavior. For example,
suppose the input to the inverter has
￿
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￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
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￿ then
theGibbsdistributionofFigure 8(a) is as shown inFigure 8(b). As
the temperature increases, this probability margin asymptotically
approaches zero. A nano logic device will by necessity operate
with logic energies within a few times
￿
￿ in order to achieve the
expected reduction in power afforded by the small scale of nano-
devices. For ﬁnite temperatures, the policy of choosing the output
state with the highest probability always yields the correct logic
operation. However, it can be expected that errors will result if
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ is small, since any physical realization of the Markov
network will have signiﬁcant ﬂuctuation of the logic levels.
3.3.2 Continuous Errors in Signal
We have discussed the impact of discrete errors previously. Now,
let us extend our discussion to simulate the impact caused by con-
tinuous noise. We use a Gaussian distribution to model the noise
introduced by the movement of electrons, such as Brownian mo-
tion, in a nano-scale electric circuit.
ThejointprobabilityofourinverterdesignisexpressedinEqn.16.
In our design, we assume the Gaussian process is centered around
- and it can be expressed as:
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For the ‘0’ and ‘1’ inputs, the Gaussian noise distribution is shown
in Fig. 9(a). However, the noise distribution below zero will be
truncated or ﬁltered out because negative values are invalid in the
design. TomaketheGaussiannoisesymmetricallydistributedabout
the inputs of an inverter, we have to make the coordinate shift
(
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By applying the shift
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we can rewrite the joint probability in Eqn.16 as:
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(a)
(b)
Figure 9: Two choices of noise distribution among inputs of
inverter design (a) inputs at
￿ and
￿ (b) inputs at
￿
￿ and
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We can compute the conditional probability as:
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By applying Taylor approximation
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The conditional probability is shown in Fig. 10. In this 3D plot,
we can observe that right states (
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and it is shown in Fig. 11 with different temperature
￿. From the
ﬁgure, we observe that the INVERTER is symmetrical in its prob-
ability distribution and the logic error arises when
￿ gets higher.
Next, we consider how the noise around input one impacts IN-
Figure 10: Conditional proba-
bility
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ of proposed in-
verter design.
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Figure 11: Marginalized
probability
￿
￿
￿
￿
￿
￿ varies with
￿.
VERTER logic and the same arguments can be applied to those
around zero (or,
￿
￿ after the coordinate shift).
By modeling input
￿
￿
￿
￿
￿
￿ as Gaussian process with mean of one(
-
￿
￿), wecancomputetheoutputprobability
￿
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￿
￿as following:
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where
0 is a constant. The marginalized probability with Gaus-
sian noise,
￿
￿
￿
￿
￿
￿, is shown in Figure 12 (a) and (b). From those ﬁg-
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Figure 12: How a Gaussian process (
-
￿
￿) impacts an inverter
output (a)
￿
￿
￿
￿
￿
￿ varies with
￿, (b)
￿
￿
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￿ varies with
￿.
ures, we observe that the Gaussian process around
￿ makes
￿
￿
￿
￿
￿
￿
asymmetrical. Or, the probability around
￿
￿ is higher than that
around
￿, and the inverter error rate increases with
￿ as expected.
We also quantify our observations using the ’error rate’ criteria
to measure fault tolerance in terms of
￿ and
￿. The ’error rate’i s
deﬁned as:
error rate
￿
incorrect probability
correct + incorrect probability
￿
The results are shown in Figure 13 (a) and (b). For instance, when
￿
￿
￿
￿
￿, the error rate is around
￿
￿
￿
￿. From both Figure 12
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Figure 13: The error rate of an inverter output (a) with differ-
ent
￿ while
￿
￿
￿
￿, (b) with different
￿ while
￿
￿
￿
￿
￿.
and Figure 13, we observe that our proposed design favors low
￿
and small
￿. For instance, when
￿
￿
￿, the inverter starts to mal-
functionbecause error rate approaches
￿
￿
￿ or it reaches ambiguity
level – we can not distinguish correct outputs from wrong outputs.
Most applications of the MRF model treat
￿ as a variable that
can be manipulated in solving for the maximum probability state.
In our realization of the model,
￿ actually corresponds to physical
temperature in terms of device signal energy. We expect that this
relationship will provide an important bridge between physics and
computation.
3.3.3 Logic Processing
In the previous discussion, we take a simple inverter as an exam-
ple. In this section, we consider a two-input NAND design. The
Gibbs joint and conditional probability distributions for a NAND
gate are given by,
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where
￿
￿
￿
￿
￿ are the inputs and
￿
￿ is the output. The NAND gate is
asymmetrical in its probability distribution as shown in Figure 14.
This result was obtained by marginalizing over all input combina-
tions.
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The result shows that for a uniform distributionof inputs, the prob-
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Figure 14: The marginalized probability
￿
￿
￿
￿
￿ with different
temperature
￿.
ability of a ‘1’ output state is three times that of a ‘0’ state. Efforts
are underway to carry out investigation of more complex logic and
analyze the fault tolerance of temperature
￿ and Gaussian standard
deviation
￿.
4. CONCLUSION AND FUTURE WORK
In this paper, we propose a unique probabilistic-based design
methodology for nano-scale computer architecture. The main rea-
son for selecting the Markov random network and Gibbs energy
distribution as the basis for our nano-architectural approach is that
its operation does not depend on perfect devices or perfect connec-
tions. Most importantly, our proposed design is dynamically defect
tolerant. We have provided examples of how the MRF mapping
can be used to model device and connection failure. Extended work
will also include examples of how marginal signal probabilities are
propagated through a Markov random network to model tolerance
to signal noise. This process is carried out by the chaining of condi-
tional probabilities by belief propagation [11]. Ultimately the net-
work converges to a stable set of state probabilities reﬂecting the
required result. Successful operation only requires that the energy
of correct states is lower than the energy of errors.
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